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BANNING STANDARD CELL ENGINEER ING NOTEBOOK
SECTION I: INTRODUCTION
A. PURPOSE OF THIS NOTEBOOK
This notebook describes a family of standardized thick-oxide P-MOS building
blocks fully compatible with the BANNING Design Automation System. These stand-
ardized building blocks are the BANNING standard cells. The information in
this notebook is presented in a form useful for systems design, logic design, and the
preparation of inputs to the BANNING Design Automation programs for array design
and analysis.
The Design Automation System consists of five major programs. Two of these




The remaining three programs are used to analyze the performance of basic cir-




These programs are discussed briefly in Section I. C.
The standard-cell design-automation approach offers the following advantages when
compared with conventional manual techniques:
1. Improved Accuracy
The manual operations now being used for composite drawing and rubylith
cutting are completely bypassed when using the automated procedures. These automated
design procedures appear at the present time to be the only way to handle these opera-
tions with a minimum of human error.
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2. Improved Turn-Around Time
Final accurate artwork is available in several days compared to the month or
more required for the manual procedure.
3. Elimination of Layout-Rule Violations
Each cell topology is accurately digitized, check-plotted, and committed to the
library magnetic-tape storage. Subsequent uses of a given cell are therefore free of .
human error.
4. Accurate Time Simulation of Each Logic Net of the Total Array
The Signal Trace Program provides a pictorial printout of each net of logic; and
its I)ranches.
5. Accurate Logic Simulation^
Each cell of the library can be logically described by the Logic Block Simula-
tor.
6. Worst-Case Electrical Design
Because a given cell is designed only once, the designer can afford to spend
much more time optimizing the electrical design of each cell.
B. ORGANIZATION OF THIS NOTEBOOK
Section II of this notebook contains the electrical specifications for the c i rcui t
family, the design rules used to lay out the cells, and th'j process parameters upon
which the circuit design and layout are based. Section III contains the cell-layout
topology rules. The inclusion of this data in the notebook provides the user with o
better understanding not only of the devices but also the fabrication processes involved
and provides sufficient information for the design and layout of special cells or now
cells compatible with the family. Section IV furnishes the logic designer with all the
cell information required for array design and the compilation of net list data for the
Design Automation programs. Section IV. B contains the specification sheet for each
BANNING cell (the data sheets). These sheets, one for each cell, provide the cell name.
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the cell number, its logic symbol, Boolean equation, truth table, circuit schematic,
circuit composite, input-output capacitances, and date of issue. The circuit type file
contained in Section IV. C, and a logic drawing provide all the information required to
prepare input data files for the Design Automation System. The Appendixes contain n
detailed description of the electrical design procedure.
C. BANNING DESIGN AUTOMATION PROGRAMS
1. MOS Logic Block Simulator
This program is a self-contained compiler designed to simulate binary logic
systems composed of interconnected MOS-FET standard cells. The input to the simu-
lator is punched cards. Each cell required is described by one card punched to
specify cell type, input connections, and other parameters as required. Since- the
function of each cell is described by an individual subroutine of the Logic Bloc-k
Simulator, it is necessary for the logic designer to use only those logic- blocks con-
tained in the standard circuit library.
The output consists of printed columns containing 1's and O's representing the
output values of specified cells as they exist at the end of a Phase I or Phase II clock
time. For a given computer run, the number of cells that may be displayed is l im i t ed
by the number of columns available on the output printer of the computer, typica l ly
120 columns. Voltage at every node is calculated and can be printed at time incre-
ments small enough to display the logical values at the end of every high-speed clock
time.
The simulator will accommodate systems as large as 4000 cells and having as
many as 100 different standard cell types. These cell types must correspond to tin-
fixed set recognized by the simulator.
2. Placement-Routing-Folding-Program (PRF)
After the logic designer is assured by the simulation program that his logic-
works, and after the system has been partitioned into individual arrays, the data cards
for each chip used for the final simulation are used as input to the PRF program. This
eliminates the need for special data preparation and consequent human error. The
input routine of the PRF program automatically converts this data to its own required
input format. Depending upon the number of cells to be placed and interconnected,
between 5 and 20 minutes of machine running time is required for this program.
The final placement of cells on a chip is decided upon by a computation to
establish a suitable minimum total wire-length for intraconnecting the array. Cells
are f i rs t interchanged until a satisfactory placement is accomplished. Then the
interconnections are routed utilizing aluminum metalization and P-diffusion tunnels.
This program provides the following computer printouts to aid the engineer
in the total array design:
(a) Two basic categories of capacitance loading information:
(1) Loading before interconnections are routed.
('2) Loading after interconnections are routed.
(b) Folded-array printout showing chip size. Cell locations, cell orienta-
tions and type, and paths of all interconnections.
(c) A printout of the predicted speed performance of the array, as determined
by the Signal-Trace Program.
(d) A listing of the PRF Program output specifying cell locations and or ien ta -
tions, signal interconnections, and power bus and bonding pad location:-,.
This particular output is available in printed form, on magnetic; tape, or
on punched cards. All outputs are fully compatible with the A r t w o r k
Program.
3. Artwork Program
This program is used to generate the commands for the Gerber Plotter to draw t i n -
required artwork for the MOS-FET arrays. The program output tape contains l ight
aperture and motion commands which control the Gerber Plotter. The topology describing
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the individual cells is stored on the library tape for the Artwork Program. From the
input specifications furnished by the PRF program and the list of apertures available at
the plotter and the scale desired for the output artwork, the Artwork Program calculates
the Gerber instructions to draw artwork for each level of the MOS-FET chip. There are
several options available for drawing the polygons that compose the individual cells. The
option providing the highest degree of precision consists of first outlining the polygons
using the smallest available light aperture and then filling in the remaining, less critical
areas by using larger light apertures, all under program control. Accurate test plots
tor verification of artwork can be made by outlining only (omitting the "fill" step), thus
conserving plotter time. The Artwork Program also provides a number of "housekeeping"
functions such ;is updating the standard cell library tape and formulating Gerber instruc-
tions for drawing standard cell composites from the digitized cell data.
4. Signal-Trace Program
This program is designed to run as a subroutine of the PRF program. With
t h i s program, a highly accurate time analysis prediction for the complex MOS-
FKT array is possible. The basic logic structure for two-phase four-delay Ionic cir-
cuits is described as functions that originate at the output of a terminal-type element
and end at another terminal-type element after propagating through as many as four
levels-of gating or combinatorial type logic. The program searches for the elements
that constitute terminal elements; a logic tree composed of terminal-type elements
separated by logic gates is described. The Signal-Trace Program first ident i f ies
every branch of the various logic trees and predicts the t ime response of that branch
for two conditions of operation; 1) the time required for a beginning terminal e lement
to change from a logic "1" to a logic "0" , and 2) the time then required for the opposite
transition at the beginning terminal. The Signal-Trace Program uses the capacitance
loading figures calculated by the PRF Program to assess the time response of each node
w i t h i n the branch.
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5. Transient Analysis Program
This program is used to evaluate the response times of the basic BANNING
cells. The three cells of the family, which serve as cells and also as component parts
of more complex cells, are 1) the inverter, 2) the inverter with delay, and .'{) the
N A N D gate. The program input comprises the San Model equations and device-
parameters. The program output is a printout of the nodal voltage versus time'. The




This section comprises two tables that list the basic electrical and process param-
eter specifications for the cell family. The cell designs given in this notebook arc valid
for the two thick-K>xide processes now being used by several fabricators. The depth ol
p-diffusion in the shallow diffusion process is less than 0.07 mil; in the deep di f -
fusion process, the diffusion is greater than 0. 1 mil.
Table I lists the basic electrical specifications for the cell family. These param-
eters are valid for both processes. Under rated load conditions, Hie cells must lye
capable of propagating :i signal through four levels of combinatorial lo^ic tor worst-
case conditions during one clock time at a maximum clock rate of nr>0 kHz. The only
restr ict ion on worst-case conditions is that voltages may not vary in opposite extremes.
fur example1, V cannot be maximum while V • is minimum.
GG
Table II lists the process parameters that are not process dependent. These are
the resistance per square, the capacitive coefficients of the various regions per square
m i l . and the mask alignment. The K' parameter and the lateral p -d i f fus ion depths are
d i f f e r e n t for the two processes now in use and are presented in Table III.
11-1
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TABLE I. ELECTRICAL SPECIFICATIONS





-13.3 to -15. .'5 V
-23. s to -27.4 V
-.']. T> to -1. 3 V
sr>0 k l l x .
-So to 4 125°C
TABLE II. STANDARD PROCESS PARAMETERS (FOR BOTH PROCESSES)








150/tpfi square (resistance ot' p-region)
<)
0.07 pF/miP (p-reffioii to substrate)
•)
0.02 pF/mi l" (metal over thick oxide)
• j
0.2 pl- ' / ini l" (metal over t l i i u oxide)
Mask A l i g n m e n t Tolerance is 0. J mil
-;{/-
Kf «x T ' .
\' (effective) of V (nomina l ) + - */ V
TABLE I I I . PROCESS-DEPENDENT P A R A M E T E R S
PROCESS P A R A M E T E R
Lateral p-dili 'uision depth
K' (K1 at 2r,°C)
K' „_ (Max)
K1 _ ( M i n )
D E E P DIFFUSION
PROCESS
0. 12 mil
1 . S to 2. 2
3. ">1
L. 11'








CELL AND ARRAY LAYOUT RULES
This section presents the rules governing cell and array layout. Metal, p-matt-rial,
gate oxide, and cutout sizes and relative minimum spacings are given. Configuration
drawings of the three types of active devices — the clock gate or coupling gate, the load
element, and the inverter (transistor) gate — are included together with tables listing
their properties such as lengths, widths, and area overlaps.
Other rules are listed which pertain only to the array level of layout include pad
size and spacing, border width and spacing, pad-to-border and pad-to-metalization
.sparing, etc. All dimensions are given in mils except where otherwise specified.
A. MINIMUM DIMENSIONS
Figure 1 shows the minimum dimensions for the thick-oxide standard cells. All
dimensions are given in mils.
B. ADM MUM SPACING
Figure 'i shows the minimum spacing permitted for cell layout. Figure :'> shows
the p-to-p spacing for cells in adjacent rows. All dimensions are given in mils.
C. ACTIVE-DEVIGE-AREA OVERLAPS
1. Lxaad Devices
Figure 4 shows the permissible overlaps for the load devices. All dimensions
are given in .mils.
m-i
.3 -*-MlN.
(a) P-Mate rial: 0. 3 width
M IN. So
(c. 1) 0. 3 width, O.G length
w_
a














(d) Coupling transmission device
W I N .
( e ) I nve r t e r device: <> . I
(T) Internal to cell: 0. 3 width, 0.4 length
5) K.xloniMl to cell: 0. 4 width, 0. 4 length




! M U-.4-J M
I
'
(a) P-to-P spacing: 0.6 (b) Metal-to-metal: n. 1
ZZZZT^ZT^j
(c) Gate oxide to adjacent P: 0.6 (d) Oxide-to-oxide: 0. (>
Load-coupling devices h:ivinn t i n -
same clock may have u (.-
oxide.



















DETAIL SHOWN IN MAIN FIGURE
TWO ADJACENT CELL ROWS
SPKCIAI. HULKS FOK P- IU-XMONS < > I
CKI.r.S WITHIN W J S A U K A . 'I lies.
rules assure minimum spac-in^ lidv n-n
the P-regions ot randomly |>larc<l eell.-.
in adjacent rows:
1. No P-region not ronnrrlin;; in
the Vj)[) hus may lie a lmvi - lh ' -
top of the Jj hus (0.7 mil si.
2. P-regions ronnoctinti to the
Vpo hus may not lie in tin
upper 0.2 mils of ihr rrll
(above 10. 7 mils).













(a) 0,, 3-mil-wide element.
Width Direction
a. P-beyond gate oxide: 0.1
b. Metal beyond gate oxide: 0.2
Length Direction
c. Gate oxide beyond P edge: 0. 2
d. Metal beyond P edge: 0. 2
Width Direction
a. P beyond gate oxide
b. Metal beyond gate oxide
Length Direction
c. Gate oxide beyond P edge













Note: When L< 0.6, use Option 2
Fig. 4. Permissible load-device area overlap. UJ-5
2. Inverter Devices
Figure 5 shows the permissible overlaps for the inverter devices. All dimen-
sions are given in mils.
i .1- f-.-c.ciV .1
|
/ Width Direction
a. Gate oxide beyond P: 0.1
b. Metal beyond gate oxide: 0.2
Length Direction
c. Gate oxide beyond P edge: 0.1
d. Metal beyond P edge: 0.1
Fig. 5. Permissible inverter-device area overlap.
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3. Coupling Device
Figure 6 shows the permiBvibie overlaps for the coupling device. All dimen-





a. P beyond gate oxide: 0.0
b. Metal beyond gate oxide: 0.2
Length Direction
c. Gate oxide beyond P edge: 0.1
d. Metal beyond P edge: 0.1
Fig. 6. Permissible coupling-device-area overlap.
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D. CONTACT DIMENSIONS
Figure 7 shows the minimum contact dimensions, all of which are given in mils.
C
y—A ———s^ «J /s L.
i.
Note: Actual contact area is cross-hatched.
A. 2nd mask, minimum dimensions:
B. 3rd mask, minimum dimensions-.
C. 2nd mask to edge P-region.
D. 3rd mask to edge P-region.
E. 2nd-mask — metal overlap in
direction of travel or in instances
where no area penalty occurs
F. 2nd mask to edge P-region
vertical direction
G. minimum dimension 1st mask
0.4 x 0.4





0. 8 x 0. 8
0. 3 x 0. G






o.:i x i i ,





0. 7 x 0
Fig. 7. Contact dimensions.
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E. OVERALL CELL DIMENSIONS
None of the lines shown in Fig. 8 are part of a cell layout. They are being used in
the figure to represent a typical cell area and the associated bus structure. In particu-
lar, it should be stressed that the bus structure, although shown here and on each data
sheet composite, is not part of the digitized cell information. It is generated auto-
matically by the BANNING D/A Programs when a chip is made.
"








Fig. 8. Overall cell dimensions.
NOTE:
ALL DIMENSIONS IN MILS
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F. ARRAY COMPONENT DIMENSIONS AND SPACINGS
Table IV contains the dimensions for the components and spacings on the array.
TABLE IV. COMPONENT DIMENSIONS AND SPACINGS
COMPONENT OR SPACING SIZE (MILS)
P to edge of scribe area
Scribe-area edge to center
Scribe-area width on one level
Pad to circuit metal
Metal-to-scribe area edge
Pad size
Pad-edge to pad-edge spacing, m i n i m u m
Pad to scribe-area
Pad to scribe-line









C. SYMBOLISM FOR COMPOSITE MASKS
Table V shows the symbolism lor each of the four required masks.
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P-mask







A. DISCUSSION OF DATA SHEET PARAMETERS
1. General Discussion
This section contains a set of data sheets describing each cell of the BANNING
thick-oxide P-MOS cell family. In those cases where two cells are identical except for
the clock phase of the load device (or transmission gate), both cells are documented on
one data sheet. Each data sheet provides the logic designer with all the cell data
required to design and draft a complex digital equipment comprised of BANNING cells.
The relevant data for the logic designer are:
Cell name, number, drive capability, and output clock phase
Truth table
Logic Symbol (s) with I/O pin numbers
Logic Equation (s)
The data sheets also contain a circuit schematic, an I/O pin capacity table and a com-
posite of the cell layout.
In general, four levels of combinatorial logic may be used on one clock phase
Exceptions to this rule, primarily static register inputs, are noted on the individual
data sheets. The maximum clock repetition rate for four-level logic is 850 kHz.
The clocks are nonoverlapping with a dwell time between c locks of about 70 nanoseconds.
Thus, each clock pulse is equal to V__ for 525 nanoseconds.
The cell information required for array design or logic simulation (but not
requiring the data sheets as reference) has been placed in a separate subsection following
the data sheets. This subsection contains the circuit-type file and a table of cell widths.
The former provides input-output pin spaclngs, capacitance, and the reassignment
flags that are necessary to prepare the data input files for the BANNING PRF Program
and for logic simulation.
I V - l
2. Common Data
Table VI contains data pertaining to all the members of the BANNING cell
family. This data is therefore not included on each data sheet.
























Process and topology parameters, such as material capacitance coefficients,
depth of diffusion, mask alignment tolerance, etc., are contained in Section II.
3. Data Sheet Details
a. Front of Data Sheet
The front of each data sheet contains the cell name and number, date of
issue, schematic, logic symbol, truth-table, logic equation(s), and an input-output pin
capacity table. In the schematic drawing, input and output lead ends are circled;
bus connections, clocks, and dc power are not. On single-cell data sheets, the clock
phase symbols 0. and* are used in the schematic, truth table, and the logic symbol.
On twin-cell data sheets, the clocks on the schematic, logic symbol and truth table
are indicated symbolically by 0 and0 . In these cases, the proper, clock phase is
indicated parenthetically beside the cell number. For example, the first data sheet




The cell drive capability is indicated parenthetically beside the cell name. Using the
same cell as an example,
TWO-INPUT NOR, 2 pF
Cell inputs are labeled A, B, C, D...., N. The one exception is that the
trigger input of the BINARY uses the letter T. Cell outputs are labeled P and S for the
primary and secondary outputs. Cell input and output pin numbers are given external to
the logic symbol. Letters and numbers are also contained within the symbol to further
identify the pin; examples are R and S used to designate reset and set inputs of flip-flops,
and One and Zero on the outputs. ^ Likewise, C and C~ are used to identify the carry and
carry-not outputs of the BINARY.
In the truth tables and logic equation blocks, the subscript t-1, as in A
and P , refers to A and P at the time prior to the indicated clock, this is not neces-
sarily the previous clock phase since the clocks must not overlap. The set and reset
inputs to registers are also mutually exclusive.
In the I/O pin capacity block, capacity is given in femtofarads (fF). One
femtofarad is equal to 10~ Farads.
b. Back of Data Sheet
The reverse side of each data sheet contains a scaled composite layout <
-3the cell(s) described on the front side. Each large division equals one mil (10 i n c h - - s > ,
and each small division equals one-tenth mil. The different areas or mask levels arc
denoted as shown in Table V. Double cross-hatched regions represent areas where
levels 2 and 3 overlap; these are the contact areas. Power and clock buses shown on th i -
composite are not part of the cell pattern and are included for reference purposes only. Th<
bus structure, including the chip power pads, is gene rated by the BANNING Design Auto-
mation programs. Note that the primary and secondary outputs on the composite are called
Q and Q, respectively.
c. Cell Number Significance
Cell Numbers 2000 to 2990 are used and reserved for cells that have an
output drive capability of 2 pF, cell numbers 4000 to 4990 are reserved for cells with an
output drive capability of 4 pF. The 6000-series cells include special-function and
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high-drive-capacity cells such as transmission (clock) gates, 10 pF inverters, lino
drivers, and super-cell subunits. The load capacity of each cell is indicated par-
enthetically beside the cell name on each data sheet. The 7000-, 8000-, and 9000-series
numbers are reserved for patterns used only at the chip level of BANNING design;
such as chip input/output and power pads, chip border, alignment keys, test transistor
pattern, etc.
The significance of various digits of the cell number are shown below.
Cell Number 2070 is used as an example of a typical cell number.
Cell No.
t_ Always zero for pattern number.
1, 2, 3,4 are used on checkplots to
identify masks 1, 2, 3, and 4.
Odd digit means primary output is on £ clock;
even digit, output is on$ clock
No special significance, a cell number incrementer
2 means 2-pF cell
4 means 4-pF cell
6 means special cell
7,8, or 9 are chip level patterns
1, 3, and 5 are currently not used
d. Special Cell Considerations
1.) General
The general description of each cell contains the Boolean funct ion imd
the truth table for that cell. In some cases the truth table is not complete due to the
many possible input conditions. In other cases, an asterisk (*) is used to indicate thai
IV-4
the value of a given input (one or zero) does not. affect the given output condition. In
each case, however, a representative truth table is given. If two inputs have the same
effect on the output, only one may be shown or the Boolean equivalent of both inputs.
Each cell number and name is given, as well as the Mil Logic form. In order to avoid
confusion about which cell is being described a more detailed Mil Logic form is given
for cells normally represented by a block, e.g., the static register. Transients and
their causes are discussed in this section and in Appendix A. Waveforms are given
in Figs. 9 to 14 inclusive.
e. Logic Element Characteristics
1.) Inverter and NOR Gates Without Delay
As shown in the truth table for gates of this type, the output is not
necessarily the inverse of the input. The output of inverter (or gate) with a clocked load
can go to ground on either clock time, which means it directly follows the input Zero-
One transition. This is not true when the input makes the One-Zero transition. The
output must wait for the following clock to turn on the load device if the input transi-
tion from One-Zero is on the opposite clock time. If, however, the One-Zero t ransi t ion
occvirs on the clock time which operates the load device, the output will follow the input.
If two gates in series have the same clock operating their loads, UK
output of the second will always change during that clock time, no matter when the input
transition occurs. If the input transition occurs on the opposite clock there u i l l he 1/J-
bit of delay through the two stages.
2.) Inverter and NOR Gates with Delay
The output of this type of gate will always change on the clock time
which operates the load device. If the input is at the same clock time as the load device










































Fig. 14. Internal logic transient.
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3.) NAND GATE Without Delay
Here again the output is capable of going to Zero at any clock time
depending on the input levels. The output can only go to One on the clock time which
operates the load element.
4.) Dynamic Register Stage
These cells provide 1/2-bit-delay to the secondary output and one hit
of delay to the primary output, provided the data (or set) inputs change state during the
input device clock time 0 However, if the input or set changes during the output
w
clock time 0 the secondary output will be delayed one bit time and the primary output
A
will be delayed 1-1/2 bit times from the input change. Due to the many possible input
and output conditions, the truth table and logic equations are abbreviated, but both oi
the above delay conditions are represented.
5.) Static Registers
There are two requirements for a static register which are not shown
but are important to its operation. The first is that the shift, or samp e pulse, must
never be true at the same clock phase as the P output. The reason is simple upon
examination. If the sample pulse were One clock period in duration, the leading edg'-
the sample pulse would sample data and the S output would assume its proper state.
When the S clock goes off and the P-output clock goes on, the output will nlways go to
Zero due to the sample pulse at the input. On the next clock time, the S output w i l l
assume its reset condition. The register will be reset on the last half of the sample
pulse each time the sample input occurred. The result is that the sample input musl
always be grounded during the P-output clock time.
The number of logic levels for each input on a static register is not
obvious. The sample input originates on clock phase 0 and propagates through two
levels in the static register cell on0 when referenced to output S. The reset input
also propagates through two levels when the input is at0 and is referenced to output S.
N
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The data input and set input propagate through one level to either output. Figure 15
shows the operation of the static registers.
Fig. 15. Static registers. If a 0-1 transient can be produced at A the static
register can assume an incorrect or indeterminate state,
(solution - eliminate transient or change node A to 02)
6.) Flip-flops
The only requirement on flip-flops that is not shown on the tables is
again the possible problem caused by transients on the set and reset lines. In the - casi
of flip-flops both inputs are susceptible to this problem. Figure 16 shows the- so lu t ion
to this problem.
7.) Binary
There are two requirements on the binary. If a binary is constructed
of other cells to obtain a set input, care must be taken to insure that transients on the sot
line cannot disrupt the storage of information. The other requirement is on the input
line. The binary input controls the binary in three ways. If the input is held to one
level, the binary locks up in the state it was in at the time the input went to One. It
\V-13
(a) If a 0-1 transient can be produced at A, the
flip-flop can assume an incorrect or inde-
terminate state, (solution - eliminate
transient)
(b) If a 0-1 transient can be produced at A, the
flip-flop can assume an incorrect or inde-
terminate state, (solution - eliminate





(c) Transient-proof R-S flip-flop.
Fig. 16. R-S flip-flops. If node A comes from an inverter, a 0-1 transient
can only occur after node A had been a 1; therefore a double set or
reset is produced and no harm is done. Also harmful is a set or
reset input from a prechargod source.
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the input is held at Zero, the binary is made into a single-stage Johnson counter and
the clock period is divided by two. In order for the binary to operate as such, however,
the input must go to Zero for one clock period only. Each time this occurs the binary
will change to the opposite state. Every other time the carry output will go to Zero for
one clock period. The carry signal out is the input to the next binary if there is one.
8.) Schmitt
There is but one requirement for the Schmitt trigger. The input must
come from a gate whose load device is operated by the clock opposite to that used to feed
back around the Schmitt. This is required to allow regeneration in the Schmitt and means
that there is always a minimum of 1/2-bit delay through this element.
9.) Precharge Buffer Output
The precharge buffer cell has one input requirement that is important
to its proper operation. The input must be such that a 1/2-bit of delay exists in the cell.
This means the input transistions must occur at the clock phase opposite to that of the
buffer. If this is not done there exists the possibility that the output node may discharge
at a time when the node is held to One by the small load device. If this does happen, a
faulty output signal will be produced because the small load device will be unable to re
establish the valid One level.
B. DATA SHEETS
The following pages are the data sheets for the BANNING cells. Each cell is
depicted by a Data Sheet. The sheets are arranged in ascending order by cell number.
Table VII contains a list of all the Cell Numbers together with the corresponding cell
widths.
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TABLE VII. BANNING CELL WIDTHS AND DRIVING CAPABILITIES
CELL NUMBER WIDTH (MILS) ALLOWABLE LOAD (pF) 0i 600 ns,






































































































































TABLE VII. BANNING CELL WIDTHS AND DRIVING CAPABILITIES (CONTINUED)





































































































































All cells are 10.5 mils in height, measured from the bottom of the cell
to the center of the V^ .jv bus.
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BANNING THICK OXIDE STANDARD CELL

























P -(A -i B) -0X • Pf., 4 (A +B) -A
























BANNING THICK OXIDE STANDARD CELL
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BANNING THICK OXIDE STANDARD CELL









A B C 0^
0 0 0 0
.' V .• ;*-. . * -
1 * • *
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A 3 INPUT NOR
SCAI ( O.lmil/div
BANNING THICK OXIDE STANDARD CELL






A B c >xj
* * o
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: 1 1









































BANNING THICK OXIDE STANDARD CELL






A B C D 0 X
0 0 0 0 0
i * * • *
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1 '
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P = B 4 C i D) • <t>x '+ (A * B + C + D)
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BANNING THICK OXIDE STANDARD CELL























=(P,_l) • (A • B) • *x + (A • B) • *„















































BANNING THICK OXIDE STANDARD CELL
























































BANNING THICK OXIDE STANDARD CELL




A B C 0X
















p r(pt_l) '(A -B + C) • *x + (A • B i C) •


























THICK OXIDE STANDARD CELL




A B C 0X
0
1 1
1 1 * 1
0 ' 0 1





































D W G . N O .
3 INPUT AND NOR
DS-18
BANNING THICK OXIDE STANDARD CELL

























= (Pr-l) ' (A • B + C • D) • 0X + (A • B 4 C • D) -



















































4 iNPUT NAND OR '
|,.,,
")$-20
BANNING THICK OXIDE STANDARD CELL











A • B C D *x
0 0 0 0
1
1
1 * * '' '•










 = (Pt-l) • (A • B + C -f D) • *x * (A • B + C + Dj • *„
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CflOF, m f N T . N O .
98230A
'ouQ.lmil/divj
3 W C . N O .
4 INPUT AND NOR
BANNING THICK OXIDE STANDARD CELL










1 * * 1














 =• (Pt-i) • <£x + (A • B + C + D) • 0K


















































S C A t i O.lmil/div
4 INPUT AND fcGR W/DELAY
V-( . i
DS-U4-
BANNING THICK OXIDE STANDARD CELL





; C A .B c/.x
j 0 ' * 0
; 1 0 o o
1 1
'•• 1 * 1
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BANNING THICK OXIDE STANDARD CELL













A B C <6X .
*
0 0
o • * o
1 • 1
; • 0 0 1
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(A 4 C) • 0X
EXCLUSIVE
(A f C) • *x
(BC 4- A [B t C]i
OR, B - A



































A 98230 3 INPUT DATA SWITCH(opt exc! or)
AUQImil /d iv l
BANNING THICK OXIDE STANDARD CELL
DYNAMIC SHIFT REGISTER, 2pF
WITH BIT AND 1 BIT DELAY OUTPUTS















































































BANNING THICK OXIDE STANDARD CELL
DYNAMIC SHIFT REGISTER, 2pF
























































BANNING THICK OXIDE STANDARD CELL
DYNAMIC SHIFT REGISTER, 2pF
1 BIT DELAY OUTPUT, WITH RESET
PATTERN NO. 2410 (<
SCHEMATIC
VDO voo





D 0W 0X P
0 0 1 A,,,
• • 1 0 . P,_]




R 42 .. 1 5- PA-C ^x SR






























BANNING THICK OXIDE STANDARD CELL
STATIC REGISTER, 2pF
"1" OUTPUT WITH SET




Vl Bt_, C t_! 0, B 02
* * * * 0
0 0 0 0 1
0 1 0 0 0 1
1 0 0 1







































B IS THE SAMPLE INPUT
DURING .'2 B MUST EQUAL ZERO DS-35
CODF I O E N T . N O .
98230
DS-36
BANNING THICK OXIDE STANDARD CELL
STATIC REGISTER, 2pF










































BIS THE SAMPLE INPUT















































BANNING THICK OXIDE STANDARD CELL
STATIC REGISTER, 2pF























































































S ~ [ ( A + B ) - D + B - A + B ' D - P t_ } ] • 0, * S t_j •
P r- SJIJ -6 • <t>2 ' B +?,_, -^"
= [























B IS THE SAMPLE INPUT





BANNING THICK OXIDE STANDARD CELL
STATIC REGISTER, 2pF







<n_\ ~~ 1 '.ir
1











A B C 01
0
0 0 1
0 1 0 1
1 1
i


























5 [B • C • P t_, -»B • A • C] • 0, *S,.
P S._, -*2 -B +P._, • 0,
































BANNING THICK OXIDE STANDARD CELL
DUAL SAMPLE REGISTER, 2pF
"0" AND "1" OUTPUTS










































B AND D ARE SAMPLE INPUTS
DURING •/


























J-B + D LOGIC EQUATIONS K - A • B f C • D
= $,-l "^ + [J -K + J -K • P t_]l
= S f_, -D -B;
, . ! - K t _ , -P,.,! -D -B • ^t P t_, •
: O















































BANNING THICK OXIDE STANDARD CELL
























































BANNING THICK OXIDE STANDARD CELL
DYNAMIC SHIFT REGISTER, 2pF
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BANNING THICK OXIDE STANDARD CELL
STATIC REGISTER, 2pF
"1" OUTPUT
PATTERN N0.2€00(<#>, <#>2 )
SCHEMATIC
TRUTH TABLE
Ai_l B f_} <-/^  B cf- j
* * * 0
* 0 0 0 1
0 1 0 0 1








B IS THE SAMPLE INPUT
DURING /
 2 B MUST EQUAL ZERO
JUNE 1969
LOGIC EQUATIONS
p = -Pt-i '
























BANNING THICK OXIDE STANDARD CELL
STATIC REGISTER, 2pF
•T' OUTPUT WITH RESET








A t_! B t_! DM *! D
* * '* * *
0 0 0 0
0 1 0 0
'
0 * 1 0 0
0 1 - 0 0
0 1





















































B ISTHI: SAMPLE INPUT
DURING|^2 B MUST EQUAL ZERO
DS-51
JJS-52
BANNING THICK OXIDE STANDARD CELL
STATIC REGISTER, 2pF
"0" AND "1" OUTPUTS WITH SET













































B IS THE SAMPLE INPUT




















































BANNING THICK OXIDE STANDARD CELL
STATIC REGISTER, 2pF
























































S [B • P f_-| + A • B)
P S t_, -*2

































B IS THE SAMPLE INPUT
COOK I O C N I . N O .
98230
DS-56
BANNING THICK OXIDE STANDARD CELL
STATIC REGISTER, 2pF
"0" AND "1" OUTPUTS, RESET AND KILL













































































B - A ^ B - D - P t_,]
P = Sj-! • 6 •
= [At_l -B, D
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OyTPUT W/RESET AMD KILL
SHEET
DS-58
BANNING THICK OXIDE STANDARD CELL
BINARY, 2pF
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BANNING THICK OXIDE STANDARD CELL
DUAL SAMPLE REGISTER,2pF
"I'OUTPUT









B -= — , ^ J



































































B AND 0 ARE SAMPLE INPUTS




98230 DUAL SAMPLE REGISTER Q OUT
DS-60B
BANNING THICK OXIDE STANDARD CELL


























































BANNING THICK OXIDE STANDARD CELL











































BANNING THICK OXIDE STANDARD CELL
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BANNING THICK OXIDE STANDARD CELL





















(A + B); 0
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BANNING THICK OXIDE STANDARD CELL








.A B C *x
0 0 0 0
' * * * '
1 * *
1









P - '7y(A 4 B -i C) •* (A •» B + C) • <*>„


























































































































































































































































! • . •
; j; , _
i



















BANNING THICK OXIDE STANDARD CELL










A B C 0X
* * • 0
1 * • 1
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3 INPUT NOR W/DLY
0
BANNING THICK OXIDE STANDARD CELL







A B C D <t>x
0 0 0 0 0
1 * * * *
* 1 » * *
1
* * * 1 *














P = P t_,-(A + B -f C » D) • 0X •»• (A 4 B -i C 4 D) • 0X















































BANNING THICK OXIDE STANDARD CELL
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BANNING THICK OXIDE STANDARD CELL






















=(Pt-l> • (A • B) • *x + (A • B) • *x






















BANNING THICK OXIDE STANDARD CELL
















































BANNING THICK OXIDE STANDARD CELL




A B C «x
0 -•- 0 0
• 0 0 0
•. • | * '
1 I
0 • 0 . 1
















P (P,_ ,) • (A • B , C) • *x + 'A • B + C) • 0X
(P,_l) ' (A , B) • C" • 0X 4 (A 4 B) • C •



































BANNING THICK OXIDE STANDARD CELL
THREE INPUT AKD KGR WITH DELAY, 4pF
SCHEMATIC
TRUTH TABLE
A B C <#•„
• • • 0
1 1
1 1 - 1














,_l) 'A * (A • B + O
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DS-84A
BANNING THICK OXIDE STANDARD CELL
THREE INPUT SWITCH, 4pF
(OPTIONAL EXCLUSIVE OR)










A B C <fx
0 0
0 ' • 0
1 • 1 •
0 0 1
1 0 1










P (P,_i) '(A t C) - 0 X ( B C + A [B t C])
FOR EXCLUSIVE OR. B - A























BANNING THICK OXIDE STANDARD CELL
DYNAMIC SHIFT REGISTER, 4pF
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BANNING THICK OXIDE STANDARD CELL
DYNAMIC SHIFT REGISTER, 4pF
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BANNING THICK OXIDE STANDARD CELL
DYNAMIC SHIFT REGISTER, 4pF
























P - * 51
-c I
1 531
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98230
JV/i.,NO.
DYNAMIC REG. Q OUT W/8ESET
• I .AI : 0-1 mil/div
DS-92
BANNING THICK OXIDE STANDARD CELL
STATIC REGISTER, 4pF, "1" OUTPUT









A,_^ B t_] D f_j $2 D B <£]
* * * * * * Q
0 0 0 0 0 1
0 1 0 0 0 1
0 * 1 0 0 0 1
0 1 0 0- 0 1
* * 0 1 0 1










B IS THE SAMPLE IMPUT

































BANNING THICK OXIDE STANDARD CELL
STATIC REGISTER, 4pF' PATTERN
"1" OUTPUT WITH SET
SCHEMATIC
TRUTH TABLE
Vl B t_, C t_, </.-, B i-2
« * * * * 0
* 0 0 0 0 1
0 1 0 0 0 1
1 0 0 1











































B IS THE SAMPLE INPUT
DURING /2 B MUST EQUAL ZERO DS-95
DS-96
BANNING THICK OXIDE STANDARD CELL
STATIC REGISTER, 4pF, "0" AND "1" OUTPUTS
W/RESET, W/0 INT. C.G.
1 TRUTH TABLE
A B D <f,2
Q 0 1
0 1 1
o - i i
0 1 - 1
1 1 • '
0 0 0
l - o i o
1
1
 • 0 C 01
























! 'MEANS EITHER STATEi
8 IS THE SAMPLE WPUT


















S= [ (A -hB) - D + B - A + B -D -P f _ ] l •
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BANNING THICK OXIDE STANDARD CELL
STATIC REGISTER, 4pF











































A — o ~\ J »'>I^PH<Y^X li — i
BTO_>-<)L-^L-J _J_^>H£5}-p
LOGIC EQUATIONS
S - [B -P t_-, + A • B]0, <$,-, • *! I
p r
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B IS THE SAMPLE INPUT















BANNING THICK OXIDE STANDARD CEL!
STATIC REGISTER, If















































































S ^ l ( A + B ) - D + B - A + B - D - Pt-1
P ~c r\ . ^ . Q 4- D —~ X_i U • <Pn D r r t_i <1"\
[At-l 'Bt-l +Bt-l 'Df-l ' p f - l J



































B IS THE SAMPLE INPUT
DURING /2 B MUST EQUAL ZERO
VDD ^^i^iiLiliiiu^liLJ
A 38230 STAT5C REGISTERRESET
SCAI Jrll.tl
DS-102
BANNING THICK OXIDE STANDARD CELL
STATIC REGISTER, 4pF
"0" AND "V OUTPUTS, SET AND KILL
PATTERN NO. 4500 !- *.*2
JUNE 1969
SCHEMATIC LOGIC SYMBOL






0 1 0 1
1 1 1

























a • c • P,_ I • B • A • c • «! s,
At-l BM Ct-l bt-l ' C.-] ' pt
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! O BANNING THICK OXIDE STANDARD CELL
DUAL SAMPLE REGISTER, 4pF
"0" AND "1" OUTPUTS























Pt- 1 0 0
















B AND D ARE SAMPLE INPUTS
DURING








J = B-» D LOGIC EQUATIONS K r A ' B * C ' D
I • tf * I • K • P ." -0j K. * j * r,_j




































BANNING TKiCK OXIDE STANDARD CELL
RS FLIP FLOP, NO DELAY, 4pF



































S = $,_, (D • C -f D • C • *x) t D



























(.OUt !U> NT .(ICl-
98230
JW&.NQo
RSFF W O D E L A Y Q,Q OUTPUT
>CAI l O.lmil/div :»I-T L i
DS-108
BANNING THICK OXIDE STANDA
DYNAMIC SHIFT REGISTER, 4pF .
1 BIT DELAY OUTPUT
D CELL



























BANNING THICK OXIDE STANDARD CELL
STATIC REGISTER, 4pF
"1" OUTPUT









Vi Bt-i '/i B *2
o
0 0 0 1
0 1 0 0 1








B IS THE SAMPLE INPUT
DURING /
























IDE l O r . N T . H O .
98230
DS-112
BANNING THICK OXIDE STANDARD CELL
STATIC REGISTER, 4pF
"1" OUTPUT WITH RESET





AHl B t_i D,.] •£, D B i- ^
• * * * * * 0
0 0 0 0 0 1
0 1 0 0 0 1
0 * 1 0 0 0 1
0 1 0 0 0 1
0 1 0 1












P= B • D
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B IS THE SAMPLE INPUT




BANNING THICK OXIDE STANDARD CELL
STATIC REGISTER, 4pF






A B C i}
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B IS THE SAMPLE INPUT
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LOGIC EQUATIONS
























.. • . I
rBANNING THICK OXIDE STANDARD CELL
i STATIC REGISTER, 4pF
I "0" AND "1" OUTPUTS WITH KILL
PATTERN NO. 4660
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BANNING THICK OXIDE STANDARD CELL
STATIC REGISTER, 4pF



































































































B IS THE SAMPL.E TNPU1
LOGIC EQUAT!<mS
S =
P = S,., • 6
=
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DS-120
BANNING THICK OXIDE STANDARD CELL
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BANNING THICK OXIDE STANDARD CELL



























P = • B)
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98230 2 I M P U T W O R , 9 P F
SCALE SMtET
DS-120E
BANNING THICK OXIDE STANDARD CELL
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CODE 1 DENT. NO.
98230
DUG.NO.
K I L L E R
SHEET
DS-120G
BANNING THICK OXIDE STANDARD CELL
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SCALE 0.1 mil/divj SHEF.T
DS-12?
BANNING THICK OXIDE STANDARD CELL
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BANNING THICK OXIDE STANDARD CELL


































BANNING THICK OXIDE STANDARD CELL
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SCALE 0.1 mil /divj SHEET
•o
DS-12.S
BANNING THICK OXIDE STANDARD CELL
























































BANNING THICK OXIDE STANDARD CELL
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S I Z E
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98230 PRECHARGED BUFFER ( 53PF)
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BANNING THICK OXIDE STANDARD CELL
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Each cell or pattern type which has been designed and placed on the
PATTERN LIBRARY tape requires a definition for use by the PLACEMENT-
ROUTJNG-FOLDING program, the LOGBLOSHM V program, the SPEED ANALYSTS
subroutine and the LOGBLOSIM V to PLACEMENT-ROUTING-FOLDING CONVERT
routine. Each cell pattern definition requires n-tl cards, where n is
the number of pins in the cell.
The first card is the pattern card. This card supplies the name and
pattern number of the cell and specifications required for the cell-
spacing subroutine.
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Coded Breakdown:
Field A, Column 1, Blank.
IV-17
Field u. Columns 2 through 12.
Circuit name. The name may be any 11-character alphanumeric
designation.
Held G, Columns 13 through 16.
Alphanumeric-mneumonic cell type identifier for future use by
LOOBLOSIN V and CONVERT routine.
Field P, Columns 17 through 20.
Pattern number. Must be equivalent to the family pattern number
in the Artwork Program library of standard patterns.
Field Is, Columns 21 through 24.
Number of pins in the pattern; two plus the number of input- plus
output-tunnel ends. '
3 ield 1, columns 25 and 26. 31ank.
l:ield C, Columns 27 through 40.
Kight edge cell spacing.
Field H, Columns 41 through 50. Blank.
Held lt Columns 51 through 64.
Left edge cell spacing.
The data for the .SPACE Subroutine in fields G and I describe the edges of
the cell. Each vertical side of the cell is divided into 6 regions as
shown in figure 2:
1. Input or output tunnel end - between 0.0 and .8 mil from the
bottom of the cell.
2. Lower metal region - between .8 mil and 4-3 mils from the bottcir.
of the cell.
IV-18
3. Ixjwer p region - between .0 mil and 4.5 kilo from the bottom
of the cell.
4. Upper metal region - between 3.5 ails from the bottom of the cell
and the ground busa. '
5. Upper p region - between 3.3 mils from the bottom of the cell
and the ground buss.











The data required is in two categories:
1, The distance from the edge of the cell to the metal or p region
closest to the edge.
2. The potential of the material described above.
The data must be in accord with the following ground rules:
1. All distances are in tenths of mils.
2. If a distance is greater than .9 mils, assume it is .9 mils.
3. For potential, enter 0 for ground and 1 for non-ground.
4. If a region has material at ground near the edge of the cell and
another piece of material not at ground farther but less than
.6 mil from the edge, enter the distance to the region closest
to the edge and a potential of 1.
5. Uate oxide regions are assumed to be p regions since the same
design rules apply.
6. F'or p or gate oxide regions extending into the Vj^ buss, enter 5
unless the material is a type 6 tunnel end as shown in figure 3.




Figure 3 - Type 6 tunnel ends


































Distance from cell edge to tunnel
end.
Distance from cell edge to the
metal closest to the edge in the
lower metal region.
Potential of lower metal.
Distance from cell edge to the
p region closest to the edge in
the lower p region.
Potential of lower p region.
Distance from cell edge to the
metal closest to the edge in the
upper metal region.
Potential of upper metal.
Distance from cell edge to the
p region closest to the edge in
the upper p region.
Potential of upper p region.
Distance from cell edge to the
p region in the buss area closest
to the edge.
Buss nearest the top of the cell
which covers the material described
above. Enter 1 for 0j, 2 for $2,
tnd 5 for V^n except as noted in
ground rule to.
Distance from edge of cell to any
mex.al which is connected to the
0j_ or 02 busses but extend either
down or up from the .4 mil buss line.
IV-21
The remaining cards are pin cards used to define cell-pin parameters.
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I'se one card for each pjn.
}jeld A, Columns 1 through 4.
Pin number. Input/Output pins are numbered left to right on the
layout (pijis 2 to n-1). The left edge of the cell is pin 1, and
the right ed^e of the cell is pin n.
Held H, Columns 5 through 8.
Reassignment fl&£. The numbers in this field of the Circuit
Type File provide information for the ROUTi.-: and SIGNAL TRACE
subroutines of the PLACE-ROUTE and FOLD program. If two are
the same the WIRE ROUTE program may interchange them when the
IV-22
orientation of the cell is selected. For the SIGNAL TRACE
routine the number describes the node to which the pin is
connected. It is constructed by Humming the following values:
1. 0, 2, ..., 14 for a phase two node with no internal killer or
1, 3> •••> 15 for a phase one node with no internal killer or
16, 18, 20, 22 for a phase two node with an internal killer or
15, 17* 19, 21 for a phase one node with an internal killer or
23 for a phase one static or dynamic register cell or
24 for a phase two static or dynamic register cell.
2. 50 for an output pin.
3. 100 for an internal clock gate at the node.
4. 100.2N H 100^  for inputs connected to the Nth and Mth nodes,
counting from the last or
100.2N 4 100.^  for outputs connected to the Nth node and feed-
ing back to the Mth node, counting from the start.
Ex. number 750 indicates: (1) phase 2, no killer
(2) output pin
(3) internal clock gate
(4) connection to the second node
and feed back to the first.
The five special cells (0-^ , 02> $N killer, ^ clock gate and
Pad) numbers are assigned according to the special function
of the individual pin.
Field C, Columns 9 through 12.
Distance from the center of the pin to the center of the pin to
the left, in tenths of mils.
IV-23
Field D, Columns 13 through 16.
Capacitance of pin, in picofarads times 1000, e.g., 1.4 pF is
punched as 1400.
Field E, Columns 1? through 20.
Each number shows which input or output in the LCGBLOSIM V
program corresponds to the pin. The inputs are numbered the
same as the input field number in the LOGBLOSIM V program. The
outputs are numbered 1 for primary, 2 for secondary and 3 for
tertiary.
Field F, Columns 21 through 24.
Constant times 10 used for SPIED ANALYSIS program. K =
t is the pair delay of the cell and CL is the load on the
output. Maximum pair delay is .3 microseconds. The maximum
capacity the cell can drive is then .3K, e.g., if field F =
143 the cell is capable of driving (14-3) (.3) = 4.29 pf.
Field G, Columns 25 through 28.
Correction factor times 100 used by SPEED ANALYSIS program
when the output of the cell is driving through a clock gate.
If Cy[ is the load capacity before the clock gate and CL_ is
the load capacity after the clock gate the effective load is
CLeff = CL1 + (C-F-> (CL2>-
Field H, Columns 29 through 32.
This is a means of entering internal node capacity for the
SPEED ANALYSIS program. It is entered in picofarads times
IV-24
1000 on all the input pins of the circuit driving the internal
node.
Field 1, Columns 33 through 36.
Gate to drain capacitance in picofarads times 1000 of all
inputs (upper input only en NAKD structure) used by SIGNAL
TRACE program in determination of acceptable capacitance
feedback ratios.
Field J, Columns'37 through 40.
Minijnuin capacitance to ground in picofarads times 1000 of all
inputs and outputs. This is calculi-ted using gate masks which
do not overlap source or drain P-material (i-iA3K 5) on the input
pins and assuming all coupling devices are not conducting on
the outputs. This is used by the 3IGM/-L TRACE program in
determining acceptable capacitance feedback ratios for cell
inputs.
The following sheets contain the circuit type file:
IV-25
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DESIGN PROCEDURE FOR A MOS-FET DIGITAL
BUILDING BLOCK FAMILY
MOS digital building blocks or "standard cells" can be reduced to three basic MOS
circuits-, the MOS inverter, the MOS Inverter with coupling device, and the HAND con-
figuration or "series stack". The following design procedure used for the basic inverter
will be extended to include the other two basic configurations. A few preliminary com-
ments should be made before listing the initial assumptions that were made for this
design procedure.
The design is accomplished with the aid of a computer program written around the
saturated and nonsaturated device equations derived from the physical model of C. T. Sah.
The Sah model represents a reasonably accurate description of the MOS transistor in
both regions of operation, saturated and nonsaturated. Previous design approaches
assumed negligible turn-on time of the bottom inverter device provided a sufficiently
large One-level was present at the gate of the device. This assumption is no longer
necessary since the computer can economically calculate and present the large number
of points necessary for the complete solution of the equations. The computer also allows
a wide expansion of the number of worst cases that can easily be simulated. The analysi-
also provides typical on- chip signal waveforms rather than step-function signal inputs.
The following equations are derived from the Sah model and describe the saturated
and nonsaturated regions of operation of the MOS device:
Nonsaturated: IM = K 2(VGS - VT> VDS - V^ ; for VQS - VT * VDS (A-l)
Saturated: IM = K ( Vm' - V/ ; for VQS - VT * VDS (A-2)
'r*-0' f o r V GS> V T i 0 <A-3)
A-l
Body Effect Correction: V' = V_ + .5 [vL0T T ^1 BS














Fig. A-l. Typical MOS inverter.
(A-4)
The building block family has been designed for a four-level propagation delay
capability during each of two clock phases. During the time the V__ clock pulse isGG
present the load device will be in the nonsaturated condition and the current through
the load device can be obtained from equation (A-l):
I = K I 2(V - V* - V ) (V - V > - (V - V )DS *L L * GG T <T ( DD O1 { DD 0; ] (A-5)
equation (A-5) when expanded becomes:
1DS
where 1
[ i 2 ' 52/v - V l V • - V - 2(V - V ) V + V1
 GG T; DD DD l GG T' 0 0
+ . 5
Both equations (A-l) and (A-2) are required to describe the current through the
inverter device because both the saturated and the nonsaturated regions occur during
the traverse from logical Zero to logical One of the input voltage V .
A-2
The inverter device current becomes;
Saturated: IDg = Kj (VIN - VT)2 for VIN - VT s VQ (A-8)
The K of a device can be related to its physical dimensions by the equation
K - K' —I ,
Voxwhere K = the processing constant —^
W = the width of the thin-oxide gate region
£ = the length of the inverter channel after diffusion
As each point of the inverter output waveform is calculated, the computer program
tests for saturated or nonsaturated conditions of the bottom device operation and auto-
matically selects either equation (A-7) or (A-8).
By cascading four inverter devices to form an inverter chain, it is possible to
use the program to analyze the worst-case response of the four-delay logic system
shown in Fig. A-2.
VOUT-I VOUT-2 VOUT-3
' I N
V I N - 2 V I N - 3 V I N - 4
Fig. A-2. Four-delay logic system.
A-:
It is practical to assume that initial conditions were established at each node during
the previous clocking interval. For a two-phase clocked system, however, V will
be established at the opposite clock phase and presented to the input of the inverter
chain prior to the clocking Interval of the inverter chain. For this analysis, at t = 0,
the clock waveform turns on to V__. As shown In Fig. A-2, the input voltage of
GG
each of the remaining inverters is equal to the output voltage of its predecessor.
The instantaneous output voltage of any node may be expressed as follows:
VQ (at time t) = V (at time t - At) + AVQ
where AVQ = (IQ/C ) At
(A-9)
(A-10)







Fig. A-3. Representation of Ift.
I is calculated using equation (A-6). L is calculated using equations (A-7) and ( A ~ - 3 j .
depending upon the operating region of the inverter device as previously defined. These
currents are calculated for time (t) using values of V , V , and V obtained at t ime
(t - At). I. can then be calculated from equation (A-ll) and a new value of Vft is obtains
from equation (A-10). The value of At used in equation (A-10) must be chosen small
enough to permit an assumption of constant-current between time (t - At) and t ime (t) to
A-4
to be made. The degree of precision desired for each Av is also important. It has
boon found that At - . 5 nanoseconds gives results correct to the nearest . 02 volt, which
is moro than ndoqunto lor this analysis, tho calculations nrn thus ropnnted an many
times as necessary until the desired end-point IB established.
When applying this analysis to an actual circuit design, R,,,-,. or the short circuit
resistance of the load device, is considered first and is given by the equation
<vcc - V - V
combining equations (A-9) and (A-10)
VQ (at time t) = VQ [at (t - At)] + -~ t
= VQ [a t ( t - At)] + IQ Rsc -
SC C L
By substituting T = R C ,
oO LJ
(t) = VQ (t - At)
and multiplying equation (A-l l ) by R
, 2
._
 2(VGG - VT> VDD - VDD " 2 (VGG
L SC
 "
 2<VGG - V - VDD
W
A-5
S- [<VIN - V2]
I R
SC




—- 2 (V - V } V - VK_ L l IN T' 0 0L
2 /V - V ) - V1
 GG T' DD
!]
(A-16)
Since the logic system requires the capability to propagate through four levels of
logic in one clock time, the following worst-case initial conditions are assumed for a
typical four-delay inverter chain shown in Fig. A-4.
rGG
-•—o




4 V = V
* QUT DD
A-6
For a completely internal device V max is defined by
V0max = V T - V N (A-
where V is the allowable amount of system noise. Node 4 must discharge to
V max within the allowable number of time constants, assuming that all four inverters
in the chain are fully loaded.
The allowable system noise voltage is then expressed in the following manner
Let VM be the logic-1 level of noise voltage
VMn be the logic-0 level of noise voltage
Then V J N 2 = -
= v + v£ OUT2 YNO
V V - VIN4 = OUT3 Nl
The next step in the design procedure is to first choose a K /K ratio and then
I LJ
calculate the number of load-time constants required to reach VQ max at node 4.
V min is then defined as the value of V at the time when VQ (4) reaches VQ max.
The load and inverter-device sizes are then determined as follows:






 , =. K'
A-8
P <VGO - VT> - VDD]
and KI = K _J_ ..
I
Appendix B
LOGIC CIRCUIT DESIGN FOR MOS ARRAYS
A. RELATION BETWEEN INVERTER PARAMETERS
The basic inverter circuit is shown in Fig. B-l. Its requirements are to provide
a logical One output where the input is a logical Zero and to provide a logical Zero out-
put when the input is a logical One. Although power supply tolerances and environmental
conditions result in variations In the One and Zero logic levels, the logic levels must not
exceed certain limits if reliable operation is to be maintained. Thus, a logical One
which corresponds to a high-output-voltage must not decrease below a certain minimum
voltage, V min, for which the circuit i 3 designed. Similarly, a logical Zero which
corresponds to a low output voltage must not increase above a certain maximum voltage,
V max. The required V max is dictated by the threshold voltage, V , and the
required Zero level noise immunity, V
 ft.
Thus,
VQ max = VT - VNQ (B-l)
Since V max is produced by the voltage divider action of the inverter and load devices,
it is dependent on their conductance ratio. This conductance ratio is related to the
geometry of the two devices as expressed by their K /KT ratio, V_._, V__ and V. min.I L DD GG 1
When a circuit is designed with a relatively large V min, the inverter conductance for
a given K increases thereby requiring a lov/er K /K ratio. On the other hand, a
1 « I LJ
design with a relatively small V min requires a higher K /K ratio.
A 1 JL*
Other performance characteristics, such as device size, power dissipation and
operating reliability, are also a function of the K/K ratio. Since small device size,
I L
low power dissipation and maximum reliability are the major goals of this design, a
knowledge of these relationships is necessary in making an optimum choice. Figure






















Fig. B-2. Relation between parameters of MOS inverter.
B-2
wore obtained using the trdnsiunt analysis program to compute these parameters for
a rham of four inverters whose total progation delay under fully loaded conditions musi
not exceed. 525 ns. The relationships of the parameters in Fig. B-2 may be understood
by analyzing the basic inverter circuit of Fig. B-l. Here, the drain current I may
be expressed as
< DS 'L L 2 ( V G G - W < V D D - V - < V D D ( H - l )
Under static conditions, this drain current must be absorbed by the inverter device.
Consequently, the drain current can also be expressed as
DS •«,[ ' (V - V ) V -"V ]'IN T' 0 0 J
'
 for
for IVm - VT
v
> V,
Combining equations (B-l) and (B-2) results in
KI /KL
2 /v - V - V ) (V - V ) - ( V -V)1
 GG 0 r * DP 0; ( DP Q'__
2 ( V - V ) V - V{
 IN T; 0 0
for; V - VIN T
C'ombining equations (B-l) and (B-3) gives
VKL =
2(V -V - V ) { V - V ) - (V1
 GG 0 TM DD 0' l DD
[VIN - VT]
(P.--1)
for V - V < VIN T 0
where V, =V min - V , (One-level noise immunity). Equations (B-4) and (L5-5) iiuli-IN 1 Nl
cate that as the K /K ratio is increased, the required V decreases. Since V
V, , = V, min - V,,, , then V min also decreases as the K / K _ ratio is increased.IN 1 Nl 1 I L
H-:;
This relationship is shown in Fig. B-2. Furthermore, since the maximum value of
VTXT is limited by V , there Is a minimum K./K ratio below which Equations (B-<1)IN IJIJ 1 Li
and (B-5) cannot be satisfied. In Fig. B-l this minimum K ratio is approximately 6.
The general shape of the KT curve can be understood by noting that K is directlyL> L
proportional to the conductance of the load. In order to obtain a larger V in the
525-ns time interval, the load conductance must be larger. Consequently, to obtain
the maximum available V , an infinite K is required. As the required V min is
IN LJ A
reduced, the required K decreases. With the aid of the K curve, the W curve can
now be understood. Before proceeding to the W curve it should be noted that
(B-G)
In order to keep device size to a minimum, the minimum allowable spacing is always
used for the inverter length. Consequently W is directly proportional to K . The value
of K can be written as a product of the K /K ratio and K so thatI I LJ L
KI = (Kl/Kl) (Kl) (B"7)
If the above equation is evaluated with the data of Fig. B-2, it can be seen that in the
region where K /K is small, the required K is very large, thereby requiring a largeI JL L
K^ to provide evan a low KYlC ratio. It can also be seen from Fig. B-l that a small
increase in K/K ratio results in a large decrease in K , which according to equatio;
• i LJ L*
(B-7) results in a large decrease in K . Consequently, W is large for low values of
K_/K and decreases rapidly as K/K is increased. For larger K/K ratios, K, is
much less sensitive to a change in IC/K ratio. Thus, an increase in K/K results in
I L I Li
a relatively small decrease in K . This produces a net increase in K and W . Fro; .L I I
here on, an almost linear relation exists between W and KYK . The curve of shortI I L
circuit power dissipation has the same shape as the K curve, since the drain current
Li
(I ) is directly proportional to K and the short circuit power dissipation isDS L




A major requirement in this design is that the same set of masks be used for both
the shallow and deep diffusion processes. As indicated in Table B-I, the two processes
have different K's and different underdiffusions which cause a set of masks to have
different electrical parameters In each of the processes. Since all devices on a chip
are part of the same process, their performance parameters are the same. This
makes all the gates on the same chip compatible with regard to logic levels and other
characteristics. In order to achieve similar compatibility between chips of different
processes, output buffers are always provided. One of the functions of these buffers
is to provide an output logic level of sufficient magnitude to drive any chip regardless
of its process and internal electrical characteristics. This still leaves the problem
of assuring that a set of masks which may be an optimum selection for one process will
be close to optimum or even function with the other process. Fortunately, as indicated
in Fig. B-2, many designs are possible that permit the selection of a set of masks
that operate with one K /K ratio for one process and with a different KVK ratio for
another process. Different sets of masks can be tried and their resulting design
parameters obtained. Finally, a set of masks is selected which has the smallest device
sizes that still satisfy the performance requirements with both processes.
To facilitate evaluation and selection of possible designs, it is convenient to plot
W instead of K . The relation between the two is
(B-fe)
where
W = the electrical width of the inverter device
L = the mask length of the inverter device
U = the underdiffusion.
B-5
Since K1, L and U are constants, W has the same shape as KT. However, a given
value of K results in different values of W in the two processes. This is due to the
different values of K1 and U in the two processes. In order to keep device size as
small as possible, the minimum permissible L= . 4 mil is always used for mask
length of the inverter device. The value of K used is the minimum that can result with
a given process. This includes K reductions due to process tolerances and reductions
due to the upper temperature limit of +135°C. The minimum K* is used since according
to equation (B-8) this results in the largest W requirement. Thus, for example for
s*
K= 20 x 10~ , the resulting W becomes
20 x 10~6
 r nW = - rr \_ . 4 - 2 (. 05) J = 3. 23 mils for the shallow diffusion process
1.86 x 10"
and _g
W = - - - - j" . 4 - 2 (. 12) "I = 2. 86 mils for the deep diffusion process
1
 1. 12 x 10 J
In this manner a W curve may be obtained for each process.
Before plotting these curves another worst-case consideration must be introduced.
The curves of Fig. B-2 have been obtained for one set of voltages namely
V max = 15. 3, V__ max = 27.4, and V_ min = 3. 5. Undoubtedly, different setsDD GG T
of curves are obtained when each of these voltages goes to its other extreme. Eight
combinations are possible. However, the power supply system is designed so that
V__ and V_ _ always track so that the condition of V__ max and V min or
1JU (jU DD
V min and V__ max do not occur. This reduces to four the number of possibleDD
combinations. Data was obtained for all four combinations which indicated that belo\v
a KT/K = 6. 5, V_ max, V max and V min present a worst case for minimum1
 Li DD GG T
maxW requirements, whereas above a KVKT = 6. 5, "V ^ min, V _ min and \fI I L DD GG 1
present a worst-case for the minimum W requirement. The other two sets of voltages
do not present worst-case requirements. The design curves are therefore composites
of the worst-case W curve prevailing in a given IC/K region. A set of these curves
for the 4-pF family is shown in Fig. B-3 , Fig. B-4 and Fig. B-5. In this procedure
the W curves are constructed first, using the largest values of W . Construction of
the curves of Fig. B-3 is then accomplished by using the K and P which correspond
L oC>
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Fig. B-5. Inverter width vs. for the deep diffusion process.
C. DESIGN PROCEDURE FOR INVERTER
Although the curves show a continuous relation between circuit parameters and
K /K , practical considerations permit design only at discrete points. For example,
minimum width and spacing restriction allow all devices to be drawn to the nearest
1/10 mil. Thus the minimum load size can have dimensions of W = . 3 and L = .6.
ij •*-•
The next larger size is W = .4, LT = .6 or WT = .3, L = .7 etc. Since there areLi Li L Li
only about 10 to 20 W and L combinations which result in acceptable size and K ,
Li L . • Li
it is convenient to start the design by assuming some load dimension for which all
performance parameters can be calculated from the curves.
A systematic procedure for doing this is to start with the minimum size load
transistor which minimum width and spacing restrictions will allow. This is found
B-8
to lie
\v . :i nut l i. -. .n mili. I <






L LT - 2Un ' .6 -2 (.05) 'L D
for the shallow diffusion process. As explained earlier a different value of K willLI
result for the deep diffusion process. A complete design will be carried out first for
-6
the shallow and then for the deep diffusion process. Using the K value of 1. 1 x 10 ,LJ
Fig. B-3 yields, a K /K = 24 and a V min = 9.9 V. Using the obtained K /Ki L i i .L*
ratio, Fig. B-4 yi
power dissipation.
Using the same mask size, the comparable K isJ_i
W
KT = K' - - = l- 12 x ~L
elds a required W = 4. 3. Figure B-3 also provides the corresponding
for the deep diffusion process. For a K = .93 x 10.6, Fig. B-3 yields a requiredL
K /K :•• 40 and V < 9. 3 V. Using the obtained K/K ratio Fig. B-4 yields a
1 LJ 1 iVl X Lj
required W > 6 mils. This computation is repeated for other loads for which eitherI •
W or L is incremented by 1/10 mil. These results are tabulated in Table B-l.l_i LJ
Some of the design trials such as No. 1, No. 6, and No. 7 require relatively large
inverter W which would result in proportionally large area. Consequently, they are
eliminated from further consideration. Also design trials with W • . 7 with I. = . 6
L* Li
are eliminated since a point of excessive power dissipation is being reached. Design
trials are also terminated for W >. 7 with L = . 7 since the area taken by the loadLJ • LJ
device starts exceeding the desirable limit and consequently imposes severe restric-
tion on cell layout. Thus the choice is narrowed down to trials No. 2, 3, 4, 5, 8, 9,
10. From these trial designs, the remaiming possible designs of interest are
B-!)
tabulated on the right side of Table B-L. At this point it is appropriate to introduce
a requirement that the deep diffusion process K ratio = K/K 2 12 which resulted from
a study of the Zero level noise conditions and transient behavior. This is due to worst
case considerations of transferring a logic al Zero from one phase to the next. Due to gate
to drain (Miller) capacity, the inverted Zero input is fed back to the input gate causing the
inverter to partially conduct. This in turn results in a reduction of the logical One
output. The minimum K/K requirement is to assure reliable operation for this worst
case condition. This requirement can be met either by selecting those designs where
with the deep diffusion process the Kj/K il2 (design trials 2, 8) or by increasing the
W . For design trial No. 2, the K /K > 12 and the required mask W = 2. 9 mils. In
* , I LJ 1
the inverter the mask W is smaller than the electrical W due to the underdiffusion.
This is the smallest value of W which will satisfy the deep diffusion process require-
ments. Even though a smaller W could be used in the shallow diffusion process, its
mask W must be the same for both processes. This results in an over-design for the
shallow diffusion process. The increase in W results in a change of the design param-
eters. The recalculated values are tabulated under the heading of acceptable designs.




' ~L - 2U 2.9 + .05
K/K = - I - 2- = -
.4
.6- 2 (.05)
for the shallow diffusion process. Equation (B-9) may require some explanation. When
calculating the electrical width of the inverter resulting from its mask width, the undei
diffusion due to only one side is added. This is due to consideration of layout rules and
misalignment between the gate oxide and the source or drain p-regions. When calcu-
lating the electrical width of the load, no underdiffusion is added to the mask W . This
ij























































































































































































































































































































I t IN impor tant to d i H t l n g u l H h butwuon thu nieiminu i ' l V n i l n ' n in Tnbln l i - 1 . The
first tabulation lists the available V min which is determined by the available K . Tt»';
second tabulation is the required V min which is equal to or smaller than that available.
This is due to the fact that W and K_/K have been increased.
Attention is now turned to design trial No. 3 whose deep diffusion process K^/K •"" 12.
i \-i
Here the K /K is increased by increasing W . This requires a recalculation of
resulting parameters for both processes as was done with Design No. 2. This procedure
is continued for all trial designs of interest. A design choice is now made, based on a
compromise between minimum W , minimum power dissipation, and minimum dimen-
sions for load device. Based on these considerations, Design No. 3 was selected as
the best compromise to meet the requirements. The effects of stray circuit resistance
required further modification of the design. The final mask dimensions used are tabu-
lated on page B-27 .
D. DESIGN OF 2-pF FAMILY
The design procedure for the 2-pF family is essentially the same as that for the
4-pF fam'ly. The graphs of Fig. B-3 to Fig. B-5 can also be used for designing the
2-pF family if the ordinates are divided by a factor of two. Table B-II is made up and
from it a design is selected. It must be noted, however, that since the 4-pF f a m i l y
is already designed, it restricts the design choice for the 2-pF family. This is due to
the fact that the 4-pF and 2-pF families of the same process must be compatible. This
means that the output levels (V min, V. max) of the 2-pF family must be su f f i c i en t to
satisfy the requirements of the 4-pF family and vice versa. This requirement ;.-
satisfied by first selecting a design where the 2-pF available V min of the <j -pF f a m i l y
is equal to or greater than the required V min of the 2-pF family, W of the chosen
2-pF family is increased if necessary. Based on these considerations, Design No. 9 of
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E. DESIGN OF INVERTER WITH COUPLING DEVICE
Another basic logic block is the inverter with a coupling gate. The circuit for th is
configuration is shown in Fig. B-6a. This gate can bemused as unit logic delay or to
prevent the transmission of information. This logic element must be compatible with
the basic inverter in such a way that when it replaces an inverter in a chain of 4, the
total delay of the chain must not increase. Possible locations of an inverter with trans-
mission gates in a 4-stage chain are illustrated in Fig. B-6b. In each case the delay
from A to B must not exceed the delay of the upper most chain. The design of this
logic element is complicated by the fact that a choice of any one of the transistors affects
the choice of the other two. Therefore, many combinations must be evaluated in order
to find an optimum design. It is uneconomical to make exact evaluation of each combina-
tion. Consequently, the transient analysis program was used to provide an approximate
but reasonably accurate analysis of many device combinations without using excessive
computer time. The selected design was then thoroughly evaluated.
The model used in the first order analysis is shown in Fig. B-7. Here the
previously designed 4-pF inverters (3, 4, 5, 7) are used as a basis for propagation
delay comparison. Gates 1, 2 are used to simulate the condition when the output of
an inverter with a transmission device are switched to V min and Gate 6 simulates
the conditions when its output switches to V max. An assumed device combination
is acceptable if the following two conditions are satisfied.
(1) The delay of stages 1 and 2 s delay of stages 3 and 4.
(2) The delay of stage 6 g. delay of stage 7.
The relation between the parameters corresponding to acceptable desins .ire .shour,
in Fig. B-8. It can be seen that for relatively small values of \V ,, the required \\ ,
K and P are relatively high and t-hat they decrease rapidly for increas ing \v .
i-s\-* OV-. (
When W is increased from .5 mil to .9, the required W decreases f rom (J. 7 to i. ..'\~> ' I (~
mil. Consequently for efficient area utilization it is desirable to operate wi th a
relatively large W_. The upper limit on W is determined by noise and layout ' on-
c c













Fig. B-6a. Inverter with t ransmission tfate.
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Fig. B-6b. Possible locations of inverter with transmission tf
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Fig. B-8. Relationship between parameters of inverter with transmission
device.
B-16
during positive transition of the clock phase and may not be compatible with the
existing power bus structure. The layout considerations indicated that a W up to 1. o
mil would present no problems.
In order to make a final selection of devices and to guarantee that worst case
dynamic and static conditions are satisfied, a more detailed analysis was carried out.
This analysis included all significant stray capacities, "body effect" and "early effect".
In addition realistic clock waveforms were used. Various worst case conditions were
discovered and device sizes were altered slightly so as to satisfy worst case require-
ments. The circuit used for this study consisted of a chain of four inverters driving
another chain of four inverters via a transmission gate. With this model various
worst case conditions were simulated for transferring a logical One and a logical Zero
using device sizes and process constants for each process. In addition, analysis with nnd
without "early effect" were compared, resulting in the conclusion that the worst case
results when "early effect" is not included. Subsequent evaluations were therefore
made without early effect. This procedure resulted in the selection of device si/.es
having the following values for 4-pF family.
W = 0.6 mil L = 0. G mil
W =• 4.2 mils L = 0.4 mil
1. v_> I. \_-
W = 1.0 mil L , = 0.4 mil
V-* V_.
The device sizes for the 2-pF family are
W = 0 .3mi l L = ( ) .< ; mil
W = 2. 1 mils L = 0.4 mil
1v^ 1 \^
W = 0.5 mil L. - 0.4 mil
V> V .
F. STRAY RESISTANCE CONSIDERATIONS
Up to now the effects of stray resistances in iMOS circuits were not included in UK-
design. Such resistances exist primarily as a result of interconnections made by p
regions. Figure B-9 shows a typical layout with its associated resistances. The

























Fig. B-9. Stray resistance in MOS circuit.
B-18
ranges from 100-150fifor the two processes involved. Generally stray resistance ii.;s
a detrimental effect on performance and should be kept to a minimum. The degree to
which it effects performance depends on its location. The effect of resistors R and
R is to increase the charging time and thereby cause a reduction in speed. The effects
of R0, R , R_ and R- are more serious since they deteriorate the Zero level which could6 4 a b J
prevent operation at any speed. The deterioration of the Zero level becomes more
severe as K1 increases. This is due to the fact that the resistance of the load device
and t.hat of the inverter decrease as K' increases. With zero stray resistance, this
has no effect on the Zero level output voltage, since the ratio of inverter to load
resistance remains constant. However, when stray resistances R and R are present,
this resistance ratio is increased, thereby increasing the magnitude of V max. The
extent of damage produced by resistors R through R is a function of their location.3 6
For example, R increases V max by an amount I R where I is the drain current.
«•• 0 DS 3 DS
Resistance R which is located in the active drain region does not conduct the full cur rent
I since parts of it are shunted away by the inverter device which is conducting. Con-
Do .
sequently, the voltage drop across R is proportionally less than that across R . Si 'mi.: ir
reasoning can be applied to R as was applied to R , however R in addition to increasing6 4 6
the V max due to its own voltage drop also increases the voltage drop of the inverter
device by reducing the gate to source voltage. Most damaging of all is resistor R_
which increases V max by its I R drop and also reduces the gate to source voltage0 DS 5
by the same amount. The relative effects of resistors R to R. were evaluated with
.3 6
the circuit model of Fig. B-10. To do this, the inverter device is sliced into n section .
The width of each section is made sufficiently small so that its distributed resistance'
can be approximated by a lumped resistor. Calculations are made with d i f ferent values
of stray resistances. In each case the inverter size required to absorb the same t c-
rent and provide the same V max is calculated. The results indicated that as each «.f
the stray resistances is increased, the inverter device width has to be increased in
order to maintain the same value of V max. Furthermore, the circuit of Fig. 3-lu
may be approximated by a simplified equivalent circuit if the stray resistances assume
voo voo
OUTPUT A
i V 0 (mo i )
Fig. B-10. Model for calculating effective stray resistance.
weighting factors as shown in Fig. B-ll. Thus, by attaching weighting factors to
the individual resist
can be caluculated.
i tors an equivalent stray resistance of the inverter device (RCT)
ol
RctSI , -t-0.5R.-r2R.4 6 5 (B-9)
Based on this analysis, an approximate expression is written for the equivalent
stray resistance of the load device as
SL
The value of R that can be tolerated depends on the upper limit of K', the K of the
inverter device, and the amount by
when the stray resistance is zero.






Fig. B-ll. Simplified equivalent circuit of Fig. B-9.
The equivalent circuit of Fig. B-ll can be used to calculate the permissible stray
sistance. Since the K of the load deL .
drain current (I_c) can be calculated as
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The drain to source voltage (V ) of the inverter becomesDS




1C =r V - _
2(V - V ) V - V 2 '{
 IN V DS DS
K = for V - V I < Vnsj
1
 /V -V >2 I 1N T< °1
 IN T'
as K1 increases due variations in process or temperature, I increases proportionally.
Do
This results in a decrease of V . An increase in K' also results in faster operation,DS
thereby increasing the value of V_.T. A reduction in V tends to increase the requiredIN DS
K while an increase in V tends to decrease the required K . The values of R andi IN I ol
K1 determine which of the two effects dominate. For extremely low values of R , the
ol
required K_ decreases whereas for relatively large values of R, the required K_ increases.
Figure B-12 to Fig. B-15 show the relation between the K /K as a function-of K' for
1 JLj
values of R = 0, 500 Q and 1000 O. These curves are plotted for different sets ofSI
vr^« V__ and V^ voltages. It can be seen-that for R__ = 0, K_/KT decreases as K'DD GG T SI I L
is increased, which indicates that for R = 0 the design for minimum K' represents aSI
worst case. For R = 500 O, the required KVK at minimum KT is about 10% larger,
ol . 1 LJ
as K1 increases, the required K /K remains relatively constant over a wide range 01
K'. For R = 1000 fi, the reduction in V definitely dominates and the requiredSI DS
increases very rapidly for higher values of K'. From these results it can he
concluded that in order to operate with high Kf, the resistance R should not exceed
ol
500 fi. Since some resistance must be allowed in order to conserve chip area, thr
penalty paid for allowing 500 O is not too severe and results in a required 10% increase
of the K of the inverter. These results were obtained for an inverter device width of
3 mils. They can be generalized to be applicable to any inverter width. Thus the a l low-
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Fig. B-15. Effect of stray resistance on
B-24
B-2!
where W is the mask width which includes a 10% increase for stray resistance
compensation. This computation assumes an inverter device mask length of 0.4 mil
and the process constants given in Table B-III. The results of equation B-9 and
equation B-15 may be combined to provide a formula for calculating permissible stray
resistance for an inverter device W . Thus
RCT = Ro + 0.25 R. + 0.5 R+ 2.0 R< , ,„ . . .
ol 3 4 o 5 \\
It wi'l be noted that the curves of Fig. B-12 to Fig. B-15 were obtained for V and
V values which are somewhat different than the design voltages used here. Also,GG .
the Zero noise voltage V = 1 volt thereby resulting in a V max as low as
2. 5 volts. This imposes more stringent requirements on stray resistance than the
V max I = 3. 0 volts in this design. The results may be somewhat pessimistic, a
fact which was taken into account in deriving the stray resistance relationships.
The load resistance R and coupling device series resistance R for any member ofSL C
the cell family must satisfy the following equations
_ _ "* O
•> ' (B-17)
"8L- -4 *'•
R - R - 6RC / R7 Kc
where R is the total stray resistance in series with the coupling device. For equation
B-17 the values of K at + 135°C should be used. The allowed value of stray resistant--
in the load can result in an approximate 2% increase in charge time. This is p e r m i t h - d
on the basis that the required V min is generally somewhat lower than the avai i r ibi i -
V min. A 5% increase in resistance is permissible in the coupling device since it i i a s
sufficient over-design. The amount of stray resistance present in the inverter device is
a function of the layout and the point from which the output is taken. For example, str;iy
resistances R , R , and R can be prevented from affecting V max by taking the output
& o ** U
B in place of A in Fig. B-9. Under these conditions the only resistance that must be
considered is R_ and R-. The final mask dimensions which take into account stray
• 5 ' o
resistance are listed below.
Invorter
Loud 4 pK '.'. i»l
Mask W_ .5 mil .4 mil
L •
Mask L .6 mil .8 milij •
MaskW 3.0 mils 1.5 mils
Mask I, . 4 mil .4 mil
Inverter with transmission device
Load 4 pF 2 pF
Mask W .6 mil .3 mil
LJ
Mask L .6 mil . 6 mil
LJ
Mask Wj 4. 5 mils 2. 3 mils
Mask L .4 mil . 4 mil
MaskW 1.0 mil .5 mil
Mask L .4 mil .4 mil
v^
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TABLE B-III DESIGN SPECIFICATIONS
The cells are designed to drive either a 4-pF or a 2-pF load under the conditions
specified below:
VDD 13'3- 15.3 volts
VGG 23. 8 - 27.4 volts
V 3.5-4.5 volts
K1 1.8 - 2. 2 for deep diffusion process
3-4 for shallow diffusion process
_o/o
K' vs Temp T
1/2V vs. substrate bias V + 1/2 (VBS)
Lateral diffusion 0.12 mil (deep diffusion)
0. 05 mil (shallow diffusion)
Temp: -55 to +135°C
Mask alignment tolerance: 0.1 mil
(Resistance of p region)
R 150 Q per square
(Capacitance of p region)
C™ 0.07 PF/mil2PN
(Metal to thick oxide)
CMF °-02PF/mil2
(Metal to thin oxide)
CMG °-
B-2?
The process and environmental specification require the cells to perform over a
wide range of K' values. Thus the extreme values of K' become
-3/2











K' . is the minimum value of K' at 25°C
mm
K1 is the maximum value of K1 at 25"C
max
K1 is the minimum value of K' at 135°C135
and K is the maximum value of K' at -55°C
298 max


































2-Input NOR, with delay, 2pF
3-Input NOR, 2pF
3-Input NOR with delay, 2pF
4-Input NOR, 2pF
2-tnput NAND, 2pF
2-Input NAND with delay, 2pF
3-Input AND NOR, 2pF
3-Input AND NOR with delay, 2pF
4-Input NAND OR, 2pF
4-Input AND NOR, 2pF
4-Input AND NOR with delay, 2pF
3-Input OR NAND, 2pF
3-Input Switch, 2pF (optional
EXCLUSIVE OR)
Dynamic Shift Register, 2pF, with 1/2
hit and 1 bit delay outputs
Dynamic Shift Register, 2pF, 1 bit
delay output, with set
Dynamic Shift Register, 2pF, 1 bit



























































Static Register, 2pF, "1" output with set
Static Register, 2pF, "0" and "1" outputs
Static Register, 2pF, "0" and "1" outputs
with reset
Static Register, 2pF, "0" and "1" outputs
set and kill
Dual Sample Register, 2 pF, "0" and "1"
outputs
Schmitt Trigger
Dynamic Shift Register, 2pF, 1 bit delay
output.
Static Register, 2pF, "1" output
Static Register, 2pF, "1" output with
reset
Static Register, 2pF, "0" and "1" outputs
with set
Static Register, 2pF, "0" and "1" outputs
with kill
Static Register, 2pF, "0" and "1" outputs
reset and kill
























































Inverter with delay, 4pF
2-Input NOR, 4pF
2-Input NOR with delay, 4pF
3- Input NOR, 4pF
3-Input NOR with delay, 4pF
4-Input NOR, 4pF
4-Input NOR with delay, 4pF
2-Input NAND, 4pF
2-Input NAND with delay, 4pF
3-Input AND NOR, 4pF
3-Input AND NOR with delay, 4pF
3-Input Switch, 4pF (optional
EXCLUSIVE OR)
Dynamic Shift Register, 4pF, with 1/2
bit and 1 bit delay outputs
Dynamic Shift Register, 4pF, 1 bit delay
output, with set
Dynamic Shift Register, 4pF, 1 bit







































C K L L INDEX (Continued)





















Static Register, 4pF, "1" output
w/reset, w/o int. C.G.
Static Register, 4pF, "1" output with set
Static Register, 4pF, "0" and "1" outputs
w/reset, w/o int. C.G.
Static Register, 4pF, "0" and "1" outputs
Static Register, 4pF, "0" and "1" outputs
with reset
Static Register, 4pF, "0" and "1" outputs,
set and kill
Dual Sample Register, 4pF, "0" and "1"
outputs
RS Flip-Flop, no delay, 4pF, "0" and "1"
outputs
Dynamic Shift Register, 4pF, 1 bit delay
output
Static Register, 4pF, "1" output
Static Register, 4pF, "1" output with
reset
Static Register, 4pF, "0" and "1" outputs
with set
Static Register, 4pF, "0" and "1" outputs
with kill













































Ki l le r , 39 controlled
Killer, signal controlled
DC Buffer, 25pF
P recharge Buffer, 53pF
Prochjirgp Buffer, 7 8pF
1" .--charge Buffer, 103pF
i
6140 V i a t i c Register String Start








Static Register String End
Dynamic: Register String Start
Dynamic Register String Middle

























































«>1, VDD pad pattern


















The following cells were added in January, 1969.
2570
5020








2 -Input NOR, 9 pF
Killer, 0 controlled |















The following cell was added in June, 1969.
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